

## 1. Product profile

---

### 1.1 General description

Passivated thyristors in a SOT186A full pack plastic package.

### 1.2 Features

- High thermal cycling performance
- High bidirectional blocking voltage capability
- Isolated mounting base.

### 1.3 Applications

- Motor control
- Industrial and domestic lighting, heating and static switching.


### 1.4 Quick reference data

- |  |                          |
|--|--------------------------|
| ■ $V_{DRM}, V_{RRM} \leq 800$ V (BT151X-800) | ■ $I_{T(RMS)} \leq 12$ A |
| ■ $V_{DRM}, V_{RRM} \leq 650$ V (BT151X-650) | ■ $I_{T(AV)} \leq 7.5$ A |
| ■ $V_{DRM}, V_{RRM} \leq 500$ V (BT151X-500) | ■ $I_{TSM} \leq 120$ A.  |

## 2. Pinning information

---

Table 1: Discrete pinning

Pin	Description	Simplified outline	Symbol
1	cathode (k)		
2	anode (a)		
3	gate (g)		
mb	mounting base; isolated	 <b>SOT186A (TO-220)</b>	 <i>sym037</i>

### 3. Ordering information

**Table 2: Ordering information**

Type number	Package			Version
	Name	Description		
BT151X-500R	-	plastic single-ended package; isolated heatsink mounted; 1 mounting hole; SOT186A		
BT151X-650C		3 lead TO-220 'full pack'		
BT151X-800				


### 4. Limiting values

**Table 3: Limiting values**


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DRM}, V_{RRM}$	repetitive peak off-state voltage				
	BT151X-500R	[1]	-	500	V
	BT151X-650C	[1]	-	650	V
	BT151X-800		-	800	V $I_{T(AV)}$
average on-state current	half sinewave;		-	7.5	A
		$T_{hs} \leq 69^\circ\text{C}$ ; <a href="#">Figure 1</a>			
$I_{T(RMS)}$	RMS on-state current	all conduction angles; <a href="#">Figure 4</a> and <a href="#">Figure 5</a>	-	12	A
$I_{TSM}$	non-repetitive peak on-state current	half sinewave; $T_j = 25^\circ\text{C}$ prior to surge; <a href="#">Figure 2</a> and <a href="#">Figure 3</a>			
			t = 10 ms	-	120 A
			t = 8.3 ms	-	132 A
$I^2t$	$I^2t$ for fusing	t = 10 ms	-	72	$\text{A}^2\text{s}$
$dI_t/dt$	repetitive rate of rise of on-state current after triggering	$I_{TM} = 20 \text{ A}; I_G = 50 \text{ mA};$ $dI_G/dt = 50 \text{ mA}/\mu\text{s}$	-	50	$\text{A}/\mu\text{s}$
$I_{GM}$	peak gate current		-	2	A
$V_{RGM}$	peak reverse gate voltage		-	5	V
$P_{GM}$	peak gate power		-	5	W
$P_{G(AV)}$	average gate power	over any 20 ms period	-	0.5	W
$T_{stg}$	storage temperature		-40	+150	$^\circ\text{C}$
$T_j$	junction temperature		-	125	$^\circ\text{C}$


[1] Although not recommended, off-state voltages up to 800 V may be applied without damage, but the thyristor may switch to the on-state. The rate of rise of current should not exceed 15 A/ $\mu\text{s}$ .



**Fig 1.** Total power dissipation as a function of average on-state current; maximum values.




**Fig 2.** Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values.




$t_p \leq 10$  ms.

**Fig 3. Non-repetitive peak on-state current as a function of pulse width; maximum values.**



$f = 50$  Hz;  $T_{hs} \leq 87$  °C.

**Fig 4. RMS on-state current as a function of surge duration; maximum values.**




**Fig 5. RMS on-state current as a function of heatsink temperature; maximum values.**

## 5. Thermal characteristics

**Table 4: Thermal characteristics**

Symbol	Parameter	Conditions	Typ	Max	Unit
$R_{th(j-hs)}$	thermal resistance from junction to heatsink	<a href="#">Figure 6</a>	-	4.5	K/W
		with heatsink compound			
		without heatsink compound			
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	55	-	K/W



(1) Without heatsink compound.

(2) With heatsink compound.

**Fig 6. Transient thermal impedance as a function of pulse width.**

## 6. Isolation characteristics

**Table 5: Isolation limiting values and characteristics**

$T_{hs} = 25^\circ C$  unless otherwise specified


Symbol	Parameter	Conditions	Typ	Max	Unit
$V_{isol}$	RMS isolation voltage from all three terminals to external heatsink	$f = 50$ to $60$ Hz; sinusoidal waveform; R.H. $\leq 65\%$ ; clean and dust free	-	2500	V
$C_{isol}$	capacitance from pin 2 to external heatsink	$f = 1$ MHz	10	-	pF

## 7. Characteristics


**Table 6: Characteristics**

$T_j = 25^\circ\text{C}$  unless otherwise stated


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Static characteristics</b>						
$I_{GT}$	gate trigger current	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}$ ; <a href="#">Figure 8</a>	-	2	15	mA
$I_L$	latching current	$V_D = 12 \text{ V}; I_{GT} = 0.1 \text{ A}$ ; <a href="#">Figure 10</a>	-	10	40	mA
$I_H$	holding current	$V_D = 12 \text{ V}; I_{GT} = 0.1 \text{ A}$ ; <a href="#">Figure 11</a>	-	7	20	mA
$V_T$	on-state voltage	$I_T = 23 \text{ A}$ ; <a href="#">Figure 9</a>	-	1.4	1.75	V
$V_{GT}$	gate trigger voltage	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}$ ; <a href="#">Figure 7</a>	-	0.6	1.5	V
		$V_D = V_{DRM(\max)}; I_T = 0.1 \text{ A}; T_j = 125^\circ\text{C}$	0.25	0.4	-	V
$I_D, I_R$	off-state leakage current	$V_D = V_{DRM(\max)}; V_R = V_{RRM(\max)}$ ; $T_j = 125^\circ\text{C}$	-	0.1	0.5	mA
<b>Dynamic characteristics</b>						
$dV_D/dt$	critical rate of rise of off-state voltage	$V_{DM} = 67\% V_{DRM(\max)}; T_j = 125^\circ\text{C}$ ; exponential waveform; <a href="#">Figure 12</a>				
		gate open circuit	50	130	-	V/ $\mu$ s
		$R_{GK} = 100 \Omega$	200	1000	-	V/ $\mu$ s
$t_{gt}$	gate controlled turn-on time	$I_{TM} = 40 \text{ A}; V_D = V_{DRM(\max)}$ ; $I_G = 0.1 \text{ A}$ ; $dI_G/dt = 5 \text{ A}/\mu\text{s}$	-	2	-	$\mu$ s
$t_q$	circuit commuted turn-on time	$V_D = 67\% V_{DRM(\max)}; T_j = 125^\circ\text{C}$ ; $I_{TM} = 20 \text{ A}; V_R = 25 \text{ V}$ ; $dI_{TM}/dt = 30 \text{ A}/\mu\text{s}$ ; $dV_D/dt = 50 \text{ V}/\mu\text{s}$ ; $R_{GK} = 100 \Omega$	-	70	-	$\mu$ s




**Fig 7. Normalized gate trigger voltage as a function of junction temperature.**




**Fig 8. Normalized gate trigger current as a function of junction temperature.**




**Fig 9. On-state current characteristics.**



**Fig 10. Normalized latching current as a function of junction temperature.**



**Fig 11. Normalized holding current as a function of junction temperature.**



**Fig 12. Critical rate of rise of off-state voltage as a function of junction temperature; minimum values.**


## 8. Package information

Epoxy meets requirements of UL94 V-0 at  $1/8$  inch.

## 9. Package outline

Plastic single-ended package; isolated heatsink mounted;  
1 mounting hole; 3 lead TO-220 'full pack'

SOT186A



DIMENSIONS (mm are the original dimensions)

UNIT	A	A <sub>1</sub>	b	b <sub>1</sub>	b <sub>2</sub>	c	D	D <sub>1</sub>	E	e	e <sub>1</sub>	j	K	L	L <sub>1</sub>	L <sub>2</sub> <sup>(1)</sup> max.	P	Q	q	T <sup>(2)</sup>	w
mm	4.6	2.9	0.9	1.1	1.4	0.7	15.8	6.5	10.3	2.54	5.08	2.7	0.6	14.4	3.30	3	3.2	2.6	3.0	2.5	0.4
	4.0	2.5	0.7	0.9	1.0	0.4	15.2	6.3	9.7			1.7	0.4	13.5	2.79		3.0	2.3	2.6		

### Notes

- Terminal dimensions within this zone are uncontrolled. Terminals in this zone are not tinned.
- Both recesses are Ø 2.5 × 0.8 max. depth

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT186A		3-lead TO-220F				-02-03-12- 02-04-09