

## GENERAL DESCRIPTION

Passivated, sensitive gate thyristor in a plastic envelope, suitable for surface mounting, intended for use in general purpose switching and phase control applications. These devices are intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DRM}, V_{RRM}$	Repetitive peak off-state voltages	800	V
$I_{T(AV)}$	Average on-state current	5	A
$I_{T(RMS)}$	RMS on-state current	8	A
$I_{TSM}$	Non-repetitive peak on-state current	75	A


## PINNING - TO-252

PIN NUMBER	
1	cathode
2	anode
3	gate
tab	anode

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DRM}, V_{RRM}$	Repetitive peak off-state voltages		-	800	V
$I_{T(AV)}$ $I_{T(RMS)}$ $I_{TSM}$	Average on-state current RMS on-state current Non-repetitive peak on-state current	half sine wave; $T_{mb} \leq 111^\circ\text{C}$ all conduction angles half sine wave; $T_j = 25^\circ\text{C}$ prior to surge $t = 10\text{ ms}$ $t = 8.3\text{ ms}$ $t = 10\text{ ms}$ $I_{TM} = 10\text{ A}; I_G = 50\text{ mA};$ $di_G/dt = 50\text{ mA}/\mu\text{s}$	- - - - - - -	5 8 75 82 28 50	A A A A A <sup>2</sup> A <sup>2</sup> /s A/ $\mu\text{s}$
$I^2t$ $dl_T/dt$	$I^2t$ for fusing Repetitive rate of rise of on-state current after triggering				
$I_{GM}$ $V_{RGM}$ $P_{GM}$ $P_{G(AV)}$ $T_{stg}$ $T_j$	Peak gate current Peak reverse gate voltage Peak gate power Average gate power Storage temperature Operating junction temperature	over any 20 ms period	- - - - -40 -	2 5 5 0.5 150 125 <sup>1</sup>	A V W W °C °C

<sup>1</sup> Note: Operation above  $110^\circ\text{C}$  may require the use of a gate to cathode resistor of  $1\text{k}\Omega$  or less.

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j\text{-}mb}$	Thermal resistance junction to mounting base	pcb (FR4) mounted; footprint as in Fig.14	-	-	2.0	K/W
$R_{th\ j\text{-}a}$	Thermal resistance junction to ambient		-	75	-	K/W

## STATIC CHARACTERISTICS

$T_j = 25^\circ\text{C}$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{GT}$	Gate trigger current	$V_D = 12\text{ V}; I_T = 0.1\text{ A}$	-	50	200	$\mu\text{A}$
$I_L$	Latching current	$V_D = 12\text{ V}; I_{GT} = 0.1\text{ A}$	-	0.4	10	$\text{mA}$
$I_H$	Holding current	$V_D = 12\text{ V}; I_{GT} = 0.1\text{ A}$	-	0.3	6	$\text{mA}$
$V_T$	On-state voltage	$I_T = 16\text{ A}$	-	1.3	1.6	$\text{V}$
$V_{GT}$	Gate trigger voltage	$V_D = 12\text{ V}; I_T = 0.1\text{ A}$	-	0.4	1.5	$\text{V}$
$I_D, I_R$	Off-state leakage current	$V_D = V_{DRM(\max)}; I_T = 0.1\text{ A}; T_j = 110^\circ\text{C}$ $V_D = V_{DRM(\max)}; V_R = V_{RRM(\max)}; T_j = 125^\circ\text{C}$	0.1	0.2	-	$\text{V}$
			-	0.1	0.5	$\text{mA}$

## DYNAMIC CHARACTERISTICS

$T_j = 25^\circ\text{C}$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$dV_D/dt$	Critical rate of rise of off-state voltage	$V_{DM} = 67\% V_{DRM(\max)}; T_j = 125^\circ\text{C}$ ; exponential waveform; $R_{GK} = 100\ \Omega$	50	100	-	$\text{V}/\mu\text{s}$
$t_{gt}$	Gate controlled turn-on time	$I_{TM} = 10\text{ A}; V_D = V_{DRM(\max)}; I_G = 5\text{ mA}; dI_G/dt = 0.2\text{ A}/\mu\text{s}$	-	2	-	$\mu\text{s}$
$t_q$	Circuit commutated turn-off time	$V_D = 67\% V_{DRM(\max)}; T_j = 125^\circ\text{C}$ ; $I_{TM} = 12\text{ A}; V_R = 24\text{ V}; dI_{TM}/dt = 10\text{ A}/\mu\text{s}; dV_D/dt = 2\text{ V}/\mu\text{s}; R_{GK} = 1\text{ k}\Omega$	-	100	-	$\mu\text{s}$




Fig.1. Maximum on-state dissipation,  $P_{tot}$ , versus average on-state current,  $I_{T(AV)}$ , where  $a$  = form factor =  $I_{T(RMS)} / I_{T(AV)}$ .




Fig.4. Maximum permissible non-repetitive peak on-state current  $I_{TSM}$ , versus number of cycles, for sinusoidal currents,  $f = 50$  Hz.




Fig.2. Maximum permissible non-repetitive peak on-state current  $I_{TSM}$ , versus pulse width  $t_p$ , for sinusoidal currents,  $t_p \leq 10\text{ms}$ .




Fig.5. Maximum permissible repetitive rms on-state current  $I_{T(RMS)}$ , versus surge duration, for sinusoidal currents,  $f = 50$  Hz;  $T_{mb} \leq 111^\circ\text{C}$ .




Fig.3. Maximum permissible rms current  $I_{T(RMS)}$ , versus mounting base temperature  $T_{mb}$ .




Fig.6. Normalised gate trigger voltage  $V_{GT}(T_j) / V_{GT}(25^\circ\text{C})$ , versus junction temperature  $T_j$ .




Fig.7. Normalised gate trigger current  $I_{GT}(T_j)/I_{GT}(25^\circ\text{C})$ , versus junction temperature  $T_j$ .




Fig.10. Typical and maximum on-state characteristic.




Fig.8. Normalised latching current  $I_L(T_j)/I_L(25^\circ\text{C})$ , versus junction temperature  $T_j$ .




Fig.11. Transient thermal impedance  $Z_{th,j\text{-mb}}$ , versus pulse width  $t_p$ .




Fig.9. Normalised holding current  $I_H(T_j)/I_H(25^\circ\text{C})$ , versus junction temperature  $T_j$ .





Fig.12. Typical, critical rate of rise of off-state voltage,  $dV_D/dt$  versus junction temperature  $T_j$ .

## MECHANICAL DATA

*Dimensions in mm*


*Net Mass: 1.1 g*



*Fig. 13. TO252 : centre pin connected to tab.*

## **MOUNTING INSTRUCTIONS**

*Dimensions in mm*



*Fig.14. TO252 : minimum pad sizes for surface mounting.*

## Notes

- Notes**  
1. Plastic meets UL94 VO at 1/8".