



FQB3N60CTM



Features

- 3A, 600V, $R_{DS(on)} = 3.4\Omega$ @ $V_{GS} = 10$ V
- Low gate charge (typical 10.5 nC)
- Low C_{rss} (typical 5 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.



Absolute Maximum Ratings

Symbol	Parameter	FQB3N60C	Unit
V_{DSS}	Drain-Source Voltage	600	V
I_D	Drain Current - Continuous ($T_C = 25^\circ C$) - Continuous ($T_C = 100^\circ C$)	3 1.8	A A
I_{DM}	Drain Current - Pulsed	(Note 1) 12	A
V_{GSS}	Gate-Source voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy	(Note 2) 150	mJ
I_{AR}	Avalanche Current	(Note 1) 3	A
E_{AR}	Repetitive Avalanche Energy	(Note 1) 7.5	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3) 4.5	V/ns
P_D	Power Dissipation ($T_C = 25^\circ C$) - Derate above $25^\circ C$	75 0.62	W W/ $^\circ C$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ C$
T_L	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds	300	$^\circ C$

Thermal Characteristics

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	--	1.67	$^\circ C/W$
$R_{\theta JA}^*$	Thermal Resistance, Junction-to-Ambient*	--	40	$^\circ C/W$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	--	62.5	$^\circ C/W$

* When mounted on the minimum pad size recommended (PCB Mount)

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FQB3N60C	FQB3N60CTM	D2-PAK	330mm	24mm	800

Electrical Characteristics

$T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Conditions	Min.	Typ.	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{V}$, $I_D = 250\mu\text{A}$	600	--	--	V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu\text{A}$, Referenced to 25°C	--	0.6	--	$\text{V}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 600\text{V}$, $V_{\text{GS}} = 0\text{V}$ $V_{\text{DS}} = 480\text{V}$, $T_C = 125^\circ\text{C}$	-- --	-- 10	1 10	μA μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 30\text{V}$, $V_{\text{DS}} = 0\text{V}$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -30\text{V}$, $V_{\text{DS}} = 0\text{V}$	--	--	-100	nA
On Characteristics						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250\mu\text{A}$	2.0	--	4.0	V
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10\text{V}$, $I_D = 1.5\text{A}$	--	2.8	3.4	Ω
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 40\text{V}$, $I_D = 1.5\text{A}$	(Note 4)	--	3.5	--
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{\text{DS}} = 25\text{V}$, $V_{\text{GS}} = 0\text{V}$, $f = 1.0\text{MHz}$	--	435	565	pF
C_{oss}	Output Capacitance		--	45	60	pF
C_{rss}	Reverse Transfer Capacitance		--	5	8	pF
Switching Characteristics						
$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}} = 300\text{V}$, $I_D = 3\text{A}$ $R_G = 25\Omega$	--	12	34	ns
t_r	Turn-On Rise Time		--	30	70	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	35	80	ns
t_f	Turn-Off Fall Time		--	35	80	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = 480\text{V}$, $I_D = 3\text{A}$ $V_{\text{GS}} = 10\text{V}$	--	10.5	14	nC
Q_{gs}	Gate-Source Charge		--	2.1	--	nC
Q_{gd}	Gate-Drain Charge		--	4.5	--	nC
Drain-Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain-Source Diode Forward Current	--	--	3	A	
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current	--	--	12	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0\text{V}$, $I_S = 3\text{A}$	--	--	1.4	V
t_{rr}	Reverse Recovery Time	$V_{\text{GS}} = 0\text{V}$, $I_S = 3\text{A}$ $dI/dt = 100\text{A}/\mu\text{s}$	--	260	--	ns
Q_{rr}	Reverse Recovery Charge		--	1.6	--	μC

NOTES:

- Repetitive Rating: Pulse width limited by maximum junction temperature
- $I_{\text{AS}} = 3\text{A}$, $V_{\text{DD}} = 50\text{V}$, $L = 30\text{mH}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$
- $I_{\text{SD}} \leq 3\text{A}$, $dI/dt \leq 200\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq \text{BV}_{\text{DSS}}$, Starting $T_J = 25^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
- Essentially Independent of Operating Temperature Typical Characteristics

Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics



Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature







Figure 11. Transient Thermal Response Curve




Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms





Peak Diode Recovery dv/dt Test Circuit & Waveforms



Mechanical Dimensions

D2-PAK



NOTES: UNLESS OTHERWISE SPECIFIED

- ALL DIMENSIONS ARE IN MILLIMETERS.
- REFERENCE JEDEC, TO-263, ISSUE D, VARIATION AB, DATED JULY 2003.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M - 1982.
- LOCATION OF THE PIN HOLE MAY VARY (LOWER LEFT CORNER, LOWER CENTER AND CENTER OF THE PACKAGE).
- PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL.

