



FQB55N06



General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as automotive, DC/DC converters, and high efficiency switching for power management in portable and battery operated products.

Features

- 55A, 60V, $R_{DS(on)} = 0.020\Omega$ @ $V_{GS} = 10\text{ V}$
- Low gate charge (typical 35 nC)
- Low C_{rss} (typical 85 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating



Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	FQB55N06 / FQI55N06	Units
V_{DSS}	Drain-Source Voltage	60	V
I_D	Drain Current - Continuous ($T_C = 25^\circ\text{C}$)	55	A
	- Continuous ($T_C = 100^\circ\text{C}$)	38.9	A
I_{DM}	Drain Current - Pulsed (Note 1)	220	A
V_{GSS}	Gate-Source Voltage	± 25	V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	545	mJ
I_{AR}	Avalanche Current (Note 1)	55	A
E_{AR}	Repetitive Avalanche Energy (Note 1)	13.3	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	7.0	V/ns
P_D	Power Dissipation ($T_A = 25^\circ\text{C}$) *	3.75	W
	Power Dissipation ($T_C = 25^\circ\text{C}$)	133	W
	- Derate above 25°C	0.89	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +175	$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typ	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	--	1.13	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *	--	40	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	--	62.5	$^\circ\text{C/W}$

* When mounted on the minimum pad size recommended (PCB Mount)

Electrical Characteristics

$T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

Off Characteristics

BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	60	--	--	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$, Referenced to 25°C	--	0.06	--	V/ $^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 60\text{ V}, V_{GS} = 0\text{ V}$	--	--	1	μA
		$V_{DS} = 48\text{ V}, T_C = 150^\circ\text{C}$	--	--	10	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = 25\text{ V}, V_{DS} = 0\text{ V}$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -25\text{ V}, V_{DS} = 0\text{ V}$	--	--	-100	nA

On Characteristics

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	2.0	--	4.0	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}, I_D = 27.5\text{ A}$	--	0.015	0.020	Ω
g_{FS}	Forward Transconductance	$V_{DS} = 25\text{ V}, I_D = 27.5\text{ A}$ (Note 4)	--	30	--	S

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$	--	1300	1690	pF
C_{oss}	Output Capacitance		--	490	640	pF
C_{rss}	Reverse Transfer Capacitance		--	85	110	pF

Switching Characteristics

$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 30\text{ V}, I_D = 27.5\text{ A},$ $R_G = 25\text{ }\Omega$ (Note 4, 5)	--	15	40	ns
t_r	Turn-On Rise Time		--	130	270	ns
$t_{d(off)}$	Turn-Off Delay Time		--	60	130	ns
t_f	Turn-Off Fall Time		--	75	160	ns
Q_g	Total Gate Charge	$V_{DS} = 48\text{ V}, I_D = 55\text{ A},$ $V_{GS} = 10\text{ V}$ (Note 4, 5)	--	35	46	nC
Q_{gs}	Gate-Source Charge		--	9.5	--	nC
Q_{gd}	Gate-Drain Charge		--	15.5	--	nC

Drain-Source Diode Characteristics and Maximum Ratings

I _S	Maximum Continuous Drain-Source Diode Forward Current		--	--	55	A
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current		--	--	220	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 55 A	--	--	1.5	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _S = 55 A,	--	55	--	ns
Q _{rr}	Reverse Recovery Charge	di _F / dt = 100 A/μs (Note 4)	--	80	--	nC

Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L = 210\text{ }\mu\text{H}$, $I_{AS} = 55\text{ A}$, $V_{DD} = 25\text{ V}$, $R_G = 25\text{ }\Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 55\text{ A}$, $di/dt \leq 300\text{ A}/\mu\text{s}$, $V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width $\leq 300\text{ }\mu\text{s}$, Duty cycle $\leq 2\%$
5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature








Figure 11. Transient Thermal Response Curve



Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package Dimensions

D²PAK



Package Dimensions (Continued)

I²PAK

